PATENT ABSTRACTS OF JAPAN

(11) Publication number:

84-041522

(43) Date of publication of application: 13.02.1989

(51)IntCL

H03L 7/10 H04B 1/26

(21)Application number : 62-198460

(71)Applicant : SHARP CORP

(22)Date of filing:

07.08.1987


(72)Inventor: SUMIKAWA KEICHIRO

(54) PHASE LOCKED LOOP CIRCUIT

(57)Abstract:

PURPOSE: To reduce the lock time et intermittent operation by providing a switching means and a voltage storage means storing an input viltage to a voltage controlled oscillator circuit just before the open circuit between a phase comparator and an LPF.

CONSTITUTION: The switching circuit 16 interposed between the phase comparator (PD) 13 and the LPF 9, a charge pump 10 storing an input voltage to the voltage controlled oscillator circuit (VCO) 8 just before the op n circuit and a switch control means 18 opening a loop by the switch 16 in the presence of the open circuit command, giving the said storage voltage to the VCO 8 when the open command exists and closing the loop by the switch 16 when the phase difference detected by the PD 13 reaches a prescribed value or below, are provided. When the power of the PLL circuit is switched from OFF to ON in the intermittent peration, the preceding frequency is taken over. Moreover, the loop is closed with a large phase difference and the frequency is not largely deviated. The lock time at the intermittent operation is shortened by the operation.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date | f requesting appeal against examiner's decision of rejection]

086762885388

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

®日本国特許庁(JP)

命特許出版公開

母公開特許公報(A)

昭64-41522

@lat.Cl.*

地が記号

庁內整理哲學

●公部 昭和84年(1989)2月13日

H 04 B 1/26

D -8731-5J U - 7251-5K

審査課求 米離水 発明の数 1 (全6頁)

の発明の名称

フェーズ・ロツクド・ループ回路

●仲 M H202-193460

20出 展 昭62(1987) 8月7日

妈 明 者 孟川 志一」

大阪市大阪市阿倍野区長池町22番22号 シヤープ株式会社

phy

の出 朝 人 シャープ株式会社

大阪市大阪市阿伯斯区吴池町22書22号

仓代 理 人 斯坦比 本庇 共界

97 48 TE

1. 模型の名称

フェーズ・ロックド・ループ画覧

- 3. 种种维索 中面照
- 1. は信比較可能と、ローパスフィルタと、電 系質情報指数時とがループを感染して応えす ェーズ・ロッケド・シーで温度において、

住有比較回路とも一パスフィルタの誰をたけられてループをオープンする手換と、タープンする手換と、タープンする手換と、タープンする機能の確認性手段と、オープン局をからると関節スイッチ手段でループをクローズ作るがあるとのとは一般にあるとのとなったと作品を使出し、他们系が受しています。となったと作品を使出し、他们系が受した。ファーズするスイッチ制部手段とも具定したことを特徴とするフェーズ・ロックド・ループ目表。

3. 新西西 四 西美洲 大红色

「現代上の料用な野」

本的質は、フェーズ・ロッタド・ループ目的に 関し、重に対し(は、物欠物作本せる場合に角値 条引を込み延載を提供できるようにしたフェーズ ・ロックド・ループ制算に関する。

(说我の技術)

コードンスを動中ペーシャ等の具有場解体験に おいては、電機の機能を除ぐために、発信すべき 電散の電信があるまでは同文的作を得かせている。 から、気候物系会体に成力を供給して物故を受 者である状態で特殊する仲の長い操作は、必須能 係関の群分以外は個力の供給をカットして意識を 気候でみないが従力情報を発明する体出物様とそ 支援であないが従力情報を発明する体出物様とそ 支援に関う高すことを得なっている。

フェース・ロックド・ループ戦略(以下、アレ し回地という)は、長手四角を構のチューナダの シンセライザーとして広く使用されており、上記 阿久別の呼には、アレレ回路も耐欠助からせられ ている。

-127-

2

学嗣昭64-41522(2)

(胸幕が特殊しよう ず 別職点)

チョーナ部のアして国際を知いた場合、アレリ 国際の解散数引を込み機関(アルインレンジ)を 機でロックをおるまでの時間(ロックタイス)は 返しい受機機能に入れない。 はって、ロックタイ ムは悪い方が好ましい。

よころが、PLと日野も間欠割行ちせると、その個質機関オフから出る上がるため、関節ロック タイムが長くなってしまう以間点がある。

だって、本発明の自動とするところは、確欠量 作物におけるロックテイスを植物可能としたテレ し関係を提供することにある。

(開発点を解放するための手を)

米角質のアレレ酸酸は、位和比較影響と、ローパスフィルチと、成正領的原制国際とポループを 形成して表名フェーズ・マッタド・ループ国際に おいて、性格比性個別とローパスフィルタの同意 たはローバスフィルタと電波範囲が改の制に含象 されてループをオープンする手腔と、オープン度 前の電圧製作機能同様への入力管理を制度する電

3

●ロックタイムを埋的することが出来る。

そして、類帯対議論集で拡大動作を含む物の数 う気が特別をロックタイムの報道に伴って機能することが出来るようになるから、何支格力を一度 価値できるようになる。

(据集集)

以下、国に糸を対象例に移づいて本独領を更に 申しく高関する。ここには「国は本典関の一高進 側のF1に国際を含む最初対数機機のプロック間、 的1型は本典質におけるスイック・取る相談技能 平満とに対応する独称がある人かの実施で、第3 域は本典質におけるスイック情報手能に対応する 機能部分のストの例を限、第4回は第1回に映す を認知の合わの対象技術である。角、個に示す 質的質により本義的が形置されるものではない。

無り間に示す物や四元が強しは、元体等33と、 アンレッシャティザー部を1と、減物機を3のを つの防分からなっている。

 正記は手鞭を、ナーマン指令があると的記えイッチを見てループをケーマンすると表に、ローズ権会があると数定担は単定を存配を圧制部を延び時に入力し負担位担比較部別で移居技能的実し改善を対定を以下となったものに向起スイッチが表でループをクサーズでもスイッチを開発すると必及得したことを指定上の特徴をするものである。

本外別のとしし間隔では、電圧退性を使むよって他圧減何会が回動への人力電圧を指揮してかく ことが自動もので、別大島や神において、としし 質易の電影がオフからオンに振り替わった時、以 脂の関連値からスターとできる。低って、短短の 原金額をであるのなく出来る。

また、スイック製御手数によって、役権をが禁 製造以下となった等にループをクローズするぐる が出済もので、位称並が大きなままかっプもする ーズにして、同意動を大きく外してしまうことが 群点大点点。

そこで、これもの作用よう、野久動作特におけ

ている。

Pししシンセティデー制をもは、地圧関係動職 世許をと、コーパスフィルチをと、チャージボン ア1のと、プリスケーテもした。アマグラマブル 分用的しまと、独特比如母母15点、新学売回答 14とを寄し、また、別気助作のための考解スイー マチ誘導15をなしている。

ここで注意すべることは、ローバスフォルクタ とチャージボンディリとの時に、スイッケ月高! まが介取されていることである。

資格比較認識」をは、ティージボング10への 出力の他に、被和数のあるとをにパルスが由某す るアンロック値でも出力している。

勝る動物、ヨーパスアイルタク、スイッチ回答 14、テッージボンデく8を具体的に制放したも Dである。

朝館部であば、前的スイック間等とを中間制からためのスイッや制御部部1をと、際欠場合を観響するためのタイマー部的を14よび電響利用部 関するためのタイマー部的を14よび電響利用部 関18と、前記位和法領国第13からのアンワッ

--- 129 ---

特別昭64-41522(3)

を使うに必じて保険点数数等を進力するバルス構 独出国路20とを具備してい 。 使機会を集争は、 無記スイッチ制制器器12に入力されている。

第3回年、スイッチ制御回路18, パルス開始 出版39年及兵的に供消したものである。

次に、終1個~解1階及び第4階に表す信号数 の図を表示し、例次数作時の作品を展開する。

です、特も受け物件の収録です。受信的ます。 Pもしシンセライザー報24、個数数15の全で に成力が供給され、保証を受信できる状態で持續 している。ここで物物が受信を13%、通過局や策 数の最終チャンネルと、最低初曲周の領観チャン ネルとを守しているが、持ち致け動作では、前面 チャンネルの理点を持っている。

持ち受け動作を耐食時間を設すると、タイマー 関数 2 1 及び電景戦争財務を 2 から出力される数 協力ン情等がすし」になる。すると、第5 間に最 するうにスイッテを終うるがカフされ、第5 団に 水中ようにローベスフィルタ 9 のコンデンテCは 仮用の変配を保険した機構となる。

1

ナー同級飲みなり、それは外のかち乗り動作の会 ける可能飲むは保等しい海飲飲である。乾って、 立ち上がりに痛する時間が抵抗される。

もころで、佐州比較保険13日人力される現底 制能発展団第3例からの信号と基準品報器14からの後号の監視型が大きいと、既何号の関係数が 今改していても、ループがクローズされた時で周 次数が大きく外れてしまう多数がある。

しかし、スイッチ間間19年、性相談理問与も 持ってから間じられるため、かかる解検象なずれ 以際なされる。即う、無き間に来す!217間間 によって、短問立ち上がら時にはスイッチ間略1 も母眼じないようにする。そして、性相能が大き い時に出力られるアンマッチ情号が入力されてい も例は、スイッチ間約21時間にないようにする。 そして、健康が完全に立ち上がり、里つ、性行道 が在くだってアンロッチ指导が入力されない時に スイッチ間降16分間じられる。

そこで終め、周敬教が必収合致し、基ウ、位任 型のない教諭でループがクローズされるので、第 電線 神 3 とは、スイッチ報為18をホッに した後、電源スイッチ目第7及び15を作業し、 受信報23とアレレンシャナイデー部34の電源 参議所する。また、電管部38のデータ原列場 12、ロッタ検出間番18、ベルス関検点関第2 0の電報を延旋する。かくして、電路の受給を出 金をいか、消費者力を即制した係止時件に挙行す

体上的作を新放射器機能すると、タイヤー四急 ±1及び電線器放射器を2は、電線サン値与も1 H」にし、対信器を3及びPししいンセライザー 部34の電がキェンをする。また、機能器を5の データ接回回路17、ロッタ被回回路18、パル 内間放射器や50の電線をナンビアも。

とかし、スイッチ観覧19は、電観エン仕号が 「Hiとなっても、パルス場技術な路20からの 住場選挙は号が入力されないかぞう。ループモク ロースにしない。

そとで、電圧開発発送的数3の細胞の関連を止。 マーパスフィング 8 に保持されていた数量に対応

散性的な奇法なが、語句間でアルリ辺界はサック ナス。

かくして、アンル関係のロックティムを原領で さるため、神事会け動作の時間を振ってきるよう になる。そこで、受解すべき運動の者似がある五 ての時間に携帯時受情報1が持載する地力を依然 できることとなる。

(製造の報告)

本発得によれば、依何比較は著と、ローパスフィルシと、電圧和価値型性とがループを砂点して出るフェーズ・ロックド・ループ回路を切いて、位荷比較関係とマーパスフィルクの関手をはローパスフィルクと電圧側側回路の間に全験されてループをボーアンする手段と、オープン度を記録する電圧を配換する機能に発展したがあると自然の発展をできません。
は個性に関係を受けると呼ばれる。
は個性に関係を受ける場合によるとしては関係を受ける。としてでは関係となったとうに自然スイッチ手数でループ

-129-

1 0

特斯塔64-41522(4)

をクローズがもスイッチ切割手致さを基礎したことを特徴とするフェーズ・エッタド・ループ回路 が延供され、これにより気度徴制を込みに要する 時間すなもちロックタイムを混乱できるようになる。

そこで、小かるフューズ・マックド・ループロ 外を厚いた熱音は似体眼にかいて、個欠的作名す る時の様を受け事件の時間を短期であることとな り、仏暦登録力の心を認識である。

4. 国立 700 CD 付き 単な 大い 計算 事項 第1 語び本発育の一質指列のP L L 知識を含む 清神用量保証のデマック策、第2 確認本無例にお かるスイッチ早直と復正知識手数との対応する可 除部分の具体的製作器、第1 額は未熟別における スイッチ列曲手数に対応する回路部分の具体的例 余額、第4 記述的 1 個に充少知路即の各部の信号

1 1

[春春の時報]

1 - 熱帶用反馈組

8 …我怎么你也是想要

9~ローベスフェルク

10…チュージタンプ

1.2.可位征比機関論

18mスイッチ制御直路

21ペタイマー四耳


2 2 --- 党短規制国警

1、15…塩ポスイッチ開発。・


点職人 シャープ株式会社 の作人 会理士 本作 電車

1 2

朔昭64-41522(5)



特别 18864 -- 41522 (6)



PATENT ABSTRACTS OF JAPAN

(11)Publication number:

07-046125

(43)Date of publication of application: 14.02.1995

(51)Int.Cl.

H03L 7/18 H03L 7/093

(21)Application number: 05-207102

(71)Applicant : NEC CORP

(22)Date of filing:

28.07.1993


(72)Inventor: JOKURA ATSUSHI

(54) PLL CIRCUIT

(57)Abstract:

PURPOSE: To improve S/N of the PLL circuit in the frequency synthesizer of a reception system by providing a dead zone for phase comparison and realizing stable synchronous convergence.

CONSTITUTION: A phase leading PD pulse is delayed by a delay device 11b and is inputted to the clock input of a D-FF 13b. The PD pulse is integrated by a time constant circuit 10b, and this integral waveform is compared with the threshold of a transistor TR 15b, and, a pulse is generated when it is larger than this threshold. This pulse is inputted to the data input of the D-FF 13b to latch the PD pulse, and the D-FF 13b is res t by an OR gate 14b at the time of disappearance of the PD pulse. Its Q output RD is supplied to a charge pump and a loop filter to obtain the control voltage of a VCO. Consequently, the dead zone is determined by CR of the time constant circuit 10b and the threshold of the TR 15b, and the PD pulse larger than the dead zone is outputted as it is, and therefore, synchronous convergence is stabilized.



LEGAL STATUS

[Date of request for examination]

11.03.1994

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Pat nt number]

2655043

[Date of registration]

30.05.1997

[Numb r of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C): 1998,2003 Japan Patent Office

Japan Patent Office is n t responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2. **** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] An armature-voltage control oscillation means and a phase-comparison means to make the phase comparison of this oscillation output frequency signal and external oscillation signalling frequency, It is a PLL circuit including a control-voltage generation means to generate the control voltage of the aforementioned armature-voltage control oscillation means according to this phase-comparison output, the aforementioned control-voltage generation means A delay means by which the aforementioned phase-comparison output is delayed, and the time constant circuit which considers the aforementioned phase-comparison output as an input, The PLL circuit characterized by being constituted including a latch means to cancel this latch state when the output state of the aforementioned time constant circuit is latched and the output of the aforementioned delay means disappears by the output of the aforementioned delay means so that the aforementioned control voltage may be generated using this latch output.

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.*** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention]

[0001]

[Industrial Application] Especially this invention relates to the PLL circuit used in order to obtain the stable synchronizing signal in strange recovery technology about a PLL (phase locked loop) circuit.

[0002]

[Description of the Prior Art] A PLL circuit detects the phase contrast of the reference frequency signal given from the outside, and the dividing output which carried out dividing of the oscillation output of VCO (voltage controlled oscillator), controls VCO by direct current voltage according to the phase contrast, and obtains a stable oscillation output.

[0003] In the receiving system, it mixed with the receiving RF signal by having made this oscillation output into the local oscillation signal, and the IF signal was created and alignment has been obtained for the frequency change at the time of a channel change by changing the division ratio of a counting-down circuit (program divider), or using a direct digital synthesizer etc. and changing the reference frequency signal itself to the source of a signal.

[0004] In local oscillation frequency synthesizer SASHIZA, for a high-speed frequency change, the high interest profit design of a system is performed, but on the other hand noise bandwidth becomes large, it is easy to incorporate noise in a system, and C/N-ary of an oscillation output pose a problem. The method of extending the neutral zone (DETTO zone) in a phase comparison as a negative measure in such a case is taken.

[0005] Drawing 5 is the circuit diagram showing the portion of the phase comparator of the conventional PLL circuit shown in JP,63-260317,A. reference frequency signal fR with which the 1st D-FF and 23 were impressed to the 2nd D-FF, and 24 was impressed [21] to the clocked-into terminal of 1st D-FF22 for a charge pump and 22 The 1st delayed delay circuit and dividing signal fP with which 25 was impressed to the clocked-into terminal of 2nd D-FF23 It is the 2nd delayed delay circuit. 25 and 24 are delay circuits and 28 and 29 are the DETTO zone expansion signal DZ. It is the circuit which responds and chooses the amount of delay.

[0006] Next, operation is explained, input terminal D1 of D-FF22 **** -- reversal output Q2 of D-FF it impresses -- having -- input terminal D2 of D-FF23 **** -- reversal output Q1 of D-FF22 it impresses -- having -- output Q1 it is impressed by the gate of NMOS26 of the charge pump circuit 21 -- having -- output Q2 It is impressed by the gate of NMOS27. [0007] DETTO zone expansion signal DZ If it turns OFF ("0"), the delay signal of the last stage of a delay circuit will be chosen from selection circuitries 28 and 29.

[0008] First, dividing signal fP It receives and is the reference frequency signal fR. It is fP, as it is shown in drawing 6 (A), when the phase is in agreement. fR By the standup, both D-FF 22 and 23 incorporate a mutual reversal output "1", and it is an output Q1 respectively. And Q2 It outputs. These outputs Q1 and Q2 It goes up by the inclination shown as a solid line like drawing 6 (C), and is threshold voltage Vt. It is TD the time of reaching. Output R1 of selection circuitries 28 and 29 R2 It starts.

[0009] That is, the amount of the maximum delay of delay circuits 24 and 25 is TD. It has designed so that it may become equal, and it is an output R1 and R2. It is reset and both D-FF 22 and 23 are outputs Q1 and Q2. It falls, therefore neither of NMOSes 26 and 27 turn on in this case, and the output PD according to phase contrast is not outputted.

[0010] As shown by drawing 6 (B), after fR ' has become early for 10ns, D-FF22 incorporates "1" and is an output Q1. It starts like dotted-line ** of (C). It is behind for 10ns and D-FF23 is fP. "1" is incorporated in a standup and it is the output Q2. It goes up. Next, when R1 ' is outputted from a selection circuitry 28, it is reset and D-FF23 is an output Q2. Vt Before reaching, it falls like dashed line ** of (C).

[0011] On the other hand, it is the output Q1 of D-FF22. Vt It reaches and is the output R2 of a selection circuitry 29. D-FF22 will be reset. Therefore, output Q1 Vt The period which became above, and NMOS26 are turned on, and the output PD according to phase contrast "0" is outputted. That is, in the case of drawing 6 (C), it is fR. When it becomes early, it is an output R2. Before being outputted, it is surely Vt. Reaching, a dead zone serves as zero.

[0012] Next, DZ="1" is a case and, as for drawing 6 (D), the delay signal with few amounts of delay than the time of DZ=

"O" is chosen. It is f R first. fP When the phase is in agreement, it is the phase is TD. Since it becomes early, it is Q1. Q2 Vt D-FF 22 and 23 is reset without reaching.

[0013] Now and output R1 R2 TD It is fR when it is a delay signal early for 10ns. When it becomes early for 10ns like drawing 6 (D), it is the output Q1 of D-FF22. It goes up, as shown by the solid line of (D), and it is Vt. Since an output R2 occurs just before reaching, D-FF22 is reset, and it is Q1. It falls.

[0014] Therefore, in the case of <u>drawing 6</u> (E), it is fR. fP Phase contrast is an output Q1 within in 10ns. Vt Output PD corresponding to [before reaching D-FF22 will surely be reset and NMOS26 is turned on, and] phase contrast It is not generated. That is, the dead zone for 10ns is prepared, the same -- fP if it comes out 10 or less ns when it becomes earlier than fR -- output Q2 of D-FF23 Vt Since D-FF23 is reset before reaching, the dead zone for 10ns occurs.

[0015] By preparing a dead zone, frequent generating of a control pulse which serves as disturbance of VCO in the state where the PLL circuit locks was prevented, and noise signals, such as a jitter nozzle, were also omitted, and S/N is improved sharply.

[0016]

[Problem(s) to be Solved by the Invention] In the PLL circuit constituted from a conventional phase-comparison circuit mentioned above, there is a problem on which the reaction of a system becomes slow to the phase contrast near the dead zone.

[0017] For example, fR fP When the case where received and it becomes early for 12ns is assumed, it comes to be shown in drawing 7. In the state of the dead zone 0 of DZ = "0", it is an output Q1. Vt It can put at about 12ns and the time it is over is PD. Although "1" is outputted for 12ns as a signal a dead-zone 10ns [of DZ = "1"] state -- output Q1 Vt about 2ns of time to exceed -- becoming -- PD As a signal, for 2ns continues but the rate of the integration voltage value change which controls VCO which lets a loop filter pass boils "1" dully.

[0018] If the property of this phase comparison is shown in drawing, it will become like <u>drawing 8</u>. fR fP Since the time which sees relatively and is deleted in 10ns for the dead-zone setup becomes small when phase contrast is large, although influence decreases, the sensitivity as a remarkable system deteriorates near the dead zone.

[0019] Specifically, although it is convenient to change to near shift frequency at the time of the change of the oscillation frequency of a PLL circuit, alignment near a convergence value is affected and there is a trouble which the phenomenon in which vibration drags on to a convergence value tends to produce.

[0020] The purpose of this invention is offering the PLL circuit which enabled stable synchronous convergence, preparing a dead zone at the time of a phase comparison.

[0021]

[Means for Solving the Problem] A phase-comparison means to make the phase comparison of an armature-voltage control oscillation means, and this oscillation output frequency signal and external oscillation signalling frequency according to this invention, It is a PLL circuit including a control-voltage generation means to generate the control voltage of the aforementioned armature-voltage control oscillation means according to this phase-comparison output, the aforementioned control-voltage generation means A delay means by which the aforementioned phase-comparison output is delayed, and the time constant circuit which considers the aforementioned phase-comparison output as an input, When the output state of the aforementioned time constant circuit is latched and the output of the aforementioned delay means disappears by the output of the aforementioned delay means, the PLL circuit characterized by being constituted including a latch means to cancel this latch state so that the aforementioned control voltage may be generated using this latch output is obtained. [0022]

[Example] It explains in detail, referring to a drawing about the example of this invention below.

[0023] <u>Drawing 1</u> is the block diagram of the example of this invention, and is reference frequency fR. The output of generated VCO 1 turns into one input of a phase comparator 3. Frequency fP which carried out dividing of the oscillation frequency of VCO7 to the other inputs of this phase comparator 3 with the counting-down circuit 2 The signal is impressed.

[0024] It is the lead signal PD of the pulse width according to the phase contrast from a phase comparator 3. It is behind, Signal PU is outputted and it is inputted into filter circuits 4a and 4b, respectively. These filter circuits 4a and 4b are circuits of the feature portion of this invention, and the one example is shown in drawing 2. They are PD and PU, a dead zone being set up in these filter circuits 4a and 4b. Phase contrast signals RU and RD with which pulse width (phase contrast information is included) does not change It is generated.

[0025] These phase contrast signals RU and RD It becomes the control voltage of VCO7 by being inputted into a loop filter 6 and finding the integral through the charge pump 5.

[0026] The output of this VCO7 serves as local oscillation frequency in a receiving system, change instructions of a receiving channel are answered, the oscillation frequency fR of reference frequency VCO 1 and the division ratio of the program divider 2 are controlled, and the PLL frequency synthesizer is constituted.

[0027] Drawing 2 (A) and (B) are each example circuit diagram of the filter circuits 4a and 4b of drawing 1. First, if

drawing 2 (A) is referred to, it is the lead signal PU. It is inputted into long was a which constitutes latch circuit 12a. [0028] The output of time constant circuit 10a turns into a base input of PNP transistor 15a which constitutes latch circuit 12a, and the emitter output of this transistor 15a turns into one input of OR-gate 14a while turning into a data input of D-FF13a. The delay output of delay circuit 11a is impressed to the other inputs of this OR-gate 14a, or the output is the reset input of D-FF13a. And the reversal Q output of D-FF13a is RU. It becomes.

[0029] Drawing 2 (B) is the delay signal PD. Although it consists of delay circuit 11b, time constant circuit 10b, and latch circuit 12b concretely also about the side The polarity of the power supply line of time constant circuit 10b and the polarity of transistor 15b in a latch circuit progress, and it is Signal PU. It has become contrary to a side. Moreover, the collector output of transistor 15b is inverted in inverter 16b, and is the data input of D-FF13b, and one input of OR-gate 14b. [0030] <u>Drawing 3</u> is each signal wave form view showing operation of the circuit of <u>drawing 2</u> (B), and is fR. fP When it receives and a phase is overdue, it is the delay signal PD. Two PDs from which it is a thing at the time of being outputted, and it is behind in this example, and a degree differs The pulse is shown.

[0031] PD shown in (C) A pulse is changed into the loose wave (integration wave) of the standup shown in (d) with the time constant of time constant circuit 10b. This wave is the threshold Vt of transistor 15b. PD which is not attained By the pulse, transistor 15b does not turn on and, therefore, the data input signal (D input signal) from inverter 16b to D-FF13b is not generated. On the other hand, an integration wave is Threshold Vt. PD to attain By the pulse, transistor 15b is generated, as it turns on and a data input signal shows (e) from inverter 16b, and for this data input signal, an integration wave is Threshold Vt. It is generated until it becomes smallness.

[0032] the clocked into of D-FF13b -- PD a pulse -- time tD only -- **** delay PD shown in delayed (f) The pulse is supplied. Here, it is a time delay tD. Same [in the time tM (refer to drawing (e)) to become settled with the time constant of time constant circuit 10b / almost] or it is tM. tD If it selects to smallness a little, it synchronizes with the standup timin timing of a clock signal (delay pulse PD), and a data input signal is incorporated and latched to D-FF13b.

[0033] Delay PD It is the filter circuit output RD which a latch state is reset and is shown in (g) as a result since D-FF13b will be reset by the output of OR-gate 14b, if a pulse falls. It will be obtained.

[0034] Therefore, lead signal PD according to phase contrast Therefore, it is the threshold Vt of filter circuit 12b, without being inputted into the latter charge pump 5 by letting filter circuit 4b (<u>drawing 1</u>) pass depending on the degree of the phase contrast. Time tM to become settled It becomes a dead zone.

[0035] phase-lead-lag-network signal PD exceeding a dead zone ******* -- without the wave of the pulse changing, since there is no bird clapper dully like the former comparatively, the thing of the integration [by which it is outputted to the charge pump 5] voltage value change which controls [near the dead zone / come out and] VCO7 shown in drawing 4 as a phase-comparison property is obtained.

[0036] In addition, outputs RU and RD of filter circuits 4a and 4b PU and PD Receiving time delay TD If it attaches, it is a dead zone tM. It can compare and ignore at the convergence time (order for 1 or less ms) demanded also as 100ns (10MHZ) or more than it at the time of the channel change of local oscillation frequency.

[0037] Stopping at the circuit of <u>drawing 2</u> only being shown in an example, it is clear for various circuit deformation to be possible.

[0038]

[Effect of the Invention] There is an effect that a highly efficient PLL circuit without vibration near the convergence value or a tailing phenomenon is realizable, at the time of a channel change, setting up the dead zone in a phase comparison, when PLL is designed by high interest profit for the high-speed channel change which was described above and which is demanded in a PLL receiving system like according to this invention.

[0039] If it states quantitatively, there is an improvement of 10dB or more with an S/N value, and shortening for 2ms or more can be aimed at in channel change convergence time.

Japan Patent Office is not responsible for any damages caused by the us of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2. **** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

TECHNICAL FIELD

[Industrial Application] Especially this invention relates to the PLL circuit used in order to obtain the stable synchronizing signal in strange recovery technology about a PLL (phase locked loop) circuit.

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.*** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

PRIOR ART

[Description of the Prior Art] A PLL circuit detects the phase contrast of the reference frequency signal given from the outside, and the dividing output which carried out dividing of the oscillation output of VCO (voltage controlled oscillator), controls VCO by direct current voltage according to the phase contrast, and obtains a stable oscillation output. [0003] In the receiving system, it mixed with the receiving RF signal by having made this oscillation output into the local oscillation signal, and the IF signal was created and alignment has been obtained for the frequency change at the time of a channel change by changing the division ratio of a counting-down circuit (program divider), or using a direct digital synthesizer etc. and changing the reference frequency signal itself to the source of a signal.

[0004] In local oscillation frequency synthesizer SASHIZA, for a high-speed frequency change, the high interest profit design of a system is performed, but on the other hand noise bandwidth becomes large, it is easy to incorporate noise in a system, and C/N-ary of an oscillation output pose a problem. The method of extending the neutral zone (DETTO zone) in a phase comparison as a negative measure in such a case is taken.

[0005] For a charge pump and 22, 21 is the reference frequency signal fR with which drawing 5 was the circuit diagram showing the portion of the phase comparator of the conventional PLL circuit shown in JP,63-260317,A, the 1st D-FF and 23 were impressed to the 2nd D-FF, and 24 was impressed to the clocked-into terminal of 1st D-FF22. 25 is the 1st delayed delay circuit and the dividing signal fP impressed to the clocked-into terminal of 2nd D-FF23. It is the 2nd delayed delay circuit. 25 and 24 are delay circuits and 28 and 29 are the DETTO zone expansion signal DZ. It is the circuit which responds and chooses the amount of delay.

[0006] Next, operation is explained, input terminal D1 of D-FF22 **** - reversal output Q2 of D-FF it impresses -- having -- input terminal D2 of D-FF23 **** -- reversal output Q1 of D-FF22 it impresses -- having -- output Q1 it is impressed by the gate of NMOS26 of the charge pump circuit 21 -- having -- output Q2 It is impressed by the gate of NMOS27.

[0007] DETTO zone expansion signal DZ If it turns OFF ("0"), the delay signal of the last stage of a delay circuit will be chosen from selection circuitries 28 and 29.

[0008] First, dividing signal fP It receives and is the reference frequency signal fR. It is fP, as it is shown in drawing 6 (A), when the phase is in agreement. fR By the standup, both D-FF 22 and 23 incorporate a mutual reversal output "1", and it is an output Q1 respectively. And Q2 It outputs. These outputs Q1 and Q2 It goes up by the inclination shown as a solid line like drawing 6 (C), and is threshold voltage Vt. It is TD the time of reaching. Output R1 of selection circuitries 28 and 29 R2 It starts.

[0009] That is, the amount of the maximum delay of delay circuits 24 and 25 is TD. It has designed so that it may become equal, and it is an output R1 and R2. It is reset and both D-FF 22 and 23 are outputs Q1 and Q2. It falls, therefore neither of NMOSes 26 and 27 turn on in this case, and the output PD according to phase contrast is not outputted.

[0010] As shown by drawing 6 (B), after fR ' has become early for 10ns, D-FF22 incorporates "1" and is an output Q1. It starts like dotted-line ** of (C). It is behind for 10ns and D-FF23 is fP. "1" is incorporated in a standup and it is the output Q2. It goes up. Next, when R1 ' is outputted from a selection circuitry 28, it is reset and D-FF23 is an output Q2. Vt Before reaching, it falls like dashed line ** of (C).

[0011] On the other hand, it is the output Q1 of D-FF22. Vt It reaches and is the output R2 of a selection circuitry 29. D-FF22 will be reset. Therefore, output Q1 Vt The period which became above, and NMOS26 are turned on, and the output PD according to phase contrast "0" is outputted. That is, in the case of drawing 6 (C), it is fR. When it becomes early, it is an output R2. Before being outputted, it is surely Vt. Reaching, a dead zone serves as zero.

[0012] Next, DZ= "1" is a case and, as for drawing 6 (D), the delay signal with few amounts of delay than the time of DZ= "0" is chosen. It is f R first. fP When the phase is in agreement, it is the output R1 of a delay circuit. R2 What is generated is TD. Since it becomes early, it is Q1. Q2 Vt D-FF 22 and 23 is reset without reaching.

[0013] Now and output R1 R2 TD It is fR when it is a delay signal early for 10ns. When it becomes early for 10ns like drawing 6 (D), it is the output Q1 of D-FF22. It goes up, as shown by the solid line of (D), and it is Vt. Since an output R2 occurs just before reaching, D-FF22 is reset, and it is Q1. It falls.

[0014] Therefore, in the case of drawing 6 (E), it is fR. fP Phase contribution well with the contribution of the case of drawing 6 (E), it is fR. fP Phase contribution well with the contribution of the case of drawing 6 (E), it is fR. fP Phase contribution will be contracted. The contribution of the cont

Japan Patent Office is not responsible f r any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2. **** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

EFFECT OF THE INVENTION

[Effect of the Invention] There is an effect that a highly efficient PLL circuit without vibration near the convergence value or a tailing phenomenon is realizable, at the time of a charmel change, setting up the dead zone in a phase comparison, when PLL is designed by high interest profit for the high-speed channel change which was described above and which is demanded in a PLL receiving system like according to this invention.

[0039] If it states quantitatively, there is an improvement of 10dB or more with an S/N value, and shortening for 2ms or more can be aimed at in channel change convergence time.

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

TECHNICAL PROBLEM

[Problem(s) to be Solved by the Invention] In the PLL circuit constituted from a conventional phase-comparison circuit mentioned above, there is a problem on which the reaction of a system becomes slow to the phase contrast near the dead zone.

[0017] For example, fR fP When the case where received and it becomes early for 12ns is assumed, it comes to be shown in drawing 7. In the state of the dead zone 0 of DZ = "0", it is an output Q1. Vt It can put at about 12ns and the time it is over is PD. Although "1" is outputted for 12ns as a signal a dead-zone 10ns [of DZ = "1"] state — output Q1 Vt about 2ns of time to exceed — becoming — PD As a signal, for 2ns continues but the rate of the integration voltage value change which controls VCO which lets a loop filter pass boils "1" dully.

[0018] If the property of this phase comparison is shown in drawing, it will become like <u>drawing 8</u>. fR fP Since the time which sees relatively and is deleted in 10ns for the dead-zone setup becomes small when phase contrast is large, although influence decreases, the sensitivity as a remarkable system deteriorates near the dead zone.

[0019] Specifically, although it is convenient to change to near shift frequency at the time of the change of the oscillation frequency of a PLL circuit, alignment near a convergence value is affected and there is a trouble which the phenomenon in which vibration drags on to a convergence value tends to produce.

[0020] The purpose of this invention is offering the PLL circuit which enabled stable synchronous convergence, preparing a dead zone at the time of a phase comparison.

Japan Patent Office is not responsible f r any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2. **** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

MEANS

[Means for Solving the Problem] They are the time constant circuit which is the PLL circuit which includes an armature-voltage-control oscillation means, a phase-comparison means make the phase comparison of this oscillation output-frequency signal and external oscillation signalling frequency, and a control-voltage generation means generate the control voltage of the aforementioned armature-voltage-control oscillation means according to this phase-comparison output according to this invention, and the aforementioned control-voltage generation means carries out as an input in a delay means to by_which the aforementioned phase-comparison output is delayed, and the aforementioned phase-comparison output, and the output of the aforementioned delay means. When the output state of the aforementioned time constant circuit is latched and the output of the aforementioned delay means disappears, the PLL circuit characterized by being constituted including a latch means to cancel this latch state so that the aforementioned control voltage may be generated using this latch output is obtained.

Japan Patent Office is not responsible for any damages caused by the us of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

EXAMPLE

[Example] It explains in detail, referring to a drawing about the example of this invention below.

[0023] <u>Drawing 1</u> is the block diagram of the example of this invention, and is reference frequency fR. The output of generated VCO 1 turns into one input of a phase comparator 3. Frequency fP which carried out dividing of the oscillation frequency of VCO7 to the other inputs of this phase comparator 3 with the counting-down circuit 2 The signal is impressed.

[0024] It is the lead signal PD of the pulse width according to the phase contrast from a phase comparator 3. It is behind, Signal PU is outputted and it is inputted into filter circuits 4a and 4b, respectively. These filter circuits 4a and 4b are circuits of the feature portion of this invention, and the one example is shown in <u>drawing 2</u>. They are PD and PU, a dead zone being set up in these filter circuits 4a and 4b. Phase contrast signals RU and RD with which pulse width (phase contrast information is included) does not change It is generated.

[0025] These phase contrast signals RU and RD It becomes the control voltage of VCO7 by being inputted into a loop filter 6 and finding the integral through the charge pump 5.

[0026] The output of this VCO7 serves as local oscillation frequency in a receiving system, change instructions of a receiving channel are answered, the oscillation frequency fR of reference frequency VCO 1 and the division ratio of the program divider 2 are controlled, and the PLL frequency synthesizer is constituted.

[0027] <u>Drawing 2</u> (A) and (B) are each example circuit diagram of the filter circuits 4a and 4b of <u>drawing 1</u>. First, if <u>drawing 2</u> (A) is referred to, it is the lead signal PU. It is inputted into delay circuit 11a and time constant circuit 10a, respectively. The delay output of delay circuit 11a turns into a clocked into of D-FF13a which constitutes latch circuit 12a. [0028] The output of time constant circuit 10a turns into a base input of PNP transistor 15a which constitutes latch circuit 12a, and the emitter output of this transistor 15a turns into one input of OR-gate 14a while turning into a data input of D-FF13a. The delay output of delay circuit 11a is impressed to the other inputs of this OR-gate 14a, or the output is the reset input of D-FF13a. And the reversal Q output of D-FF13a is RU. It becomes.

[0029] Drawing 2 (B) is the delay signal PD. Although it consists of delay circuit 11b, time constant circuit 10b, and latch circuit 12b concretely also about the side The polarity of the power supply line of time constant circuit 10b and the polarity of transistor 15b in a latch circuit progress, and it is Signal PU. It has become contrary to a side. Moreover, the collector output of transistor 15b is inverted in inverter 16b, and is the data input of D-FF13b, and one input of OR-gate 14b. [0030] <u>Drawing 3</u> is each signal wave form view showing operation of the circuit of <u>drawing 2</u> (B), and is fR. fP When it receives and a phase is overdue, it is the delay signal PD. Two PDs from which it is a thing at the time of being outputted, and it is behind in this example, and a degree differs The pulse is shown.

[0031] PD shown in (C) A pulse is changed into the loose wave (integration wave) of the standup shown in (d) with the time constant of time constant circuit 10b. This wave is the threshold Vt of transistor 15b. PD which is not attained By the pulse, transistor 15b does not turn on and, therefore, the data input signal (D input signal) from inverter 16b to D-FF13b is not generated. On the other hand, an integration wave is Threshold Vt. PD to attain By the pulse, transistor 15b is generated, as it turns on and a data input signal shows (e) from inverter 16b, and for this data input signal, an integration wave is Threshold Vt. It is generated until it becomes smallness.

[0032] the clocked into of D-FF13b -- PD a pulse -- time tD only -- **** delay PD shown in delayed (f) The pulse is supplied. Here, it is a time delay tD. Same [in the time tM (refer to drawing (e)) to become settled with the time constant of time constant circuit 10b / almost] or it is tM. tD If it selects to smallness a little, it synchronizes with the standup timin timing of a clock signal (delay pulse PD), and a data input signal is incorporated and latched to D-FF13b.

[0033] Delay PD It is the filter circuit output RD which a latch state is reset and is shown in (g) as a result since D-FF13b will be reset by the output of OR-gate 14b, if a pulse falls. It will be obtained.

[0034] Therefore, lead signal PD according to phase contrast Therefore, it is the threshold Vt of filter circuit 12b, without being inputted into the latter charge pump 5 by letting filter circuit 4b (<u>drawing 1</u>) pass depending on the degree of the phase contrast. Time tM to become settled It becomes a dead zone.

[0035] phase-lead-lag-network signal PD exceeding a dead zone ****[awi] Mise was a lead lag-network signal PD exceeding a dead zone ****[awi] Mise was a lead lag-network signal PD exceeding a dead zone ****[awi] Mise was a lead lag-network signal PD exceeding a dead zone ****[awi] Mise was a lead lag-network signal PD exceeding a dead zone ****[awi] Mise was a lead lag-network signal PD exceeding a dead zone ****[awi] Mise was a lead lag-network signal PD exceeding a dead zone ****[awi] Mise was a lead lag-network signal PD exceeding a dead zone ****[awi] Mise was a lead lag-network signal PD exceeding a dead zone ****[awi] Mise was a lead lag-network signal PD exceeding a dead zone ****[awi] Mise was a lead lag-network signal PD exceeding a dead zone ****[awi] Mise was a lead lag-network signal PD exceeding a dead zone ****[awi] Mise was a lead lag-network signal PD exceeding a dead zone ****[awi] Mise was a lead lag-network signal PD exceeding a dead zone ****[awi] Mise was a lead lag-network signal PD exceeding a dead zone ****[awi] Mise was a lead lag-network signal PD exceeding a dead zone ****[awi] Mise was a lead lag-network signal PD exceeding a dead zone ****[awi] Mise was a lead lag-network signal PD exceeding a dead zone ****[awi] Mise was a lead lag-network signal PD exceeding a dead zone ****[awi] Mise was a lead lag-network signal PD exceeding a dead zone ****[awi] Mise was a lead lag-network signal PD exceeding a dead zone ****[awi] Mise was a lead lag-network signal PD exceeding a dead zone ****[awi] Mise was a lead lag-network signal PD exceeding a dead zone ****[awi] Mise was a lead lag-network signal PD exceeding a lead zone ****[awi] Mise was a lead lag-network signal PD exceeding a lead zone ***[awi] Mise was a lead zone **[awi] Mise was a lead zone ***[awi] Mise was a lead zone **[aw

[0036] In addition, outputs RU and RD of filter circuits 4a and 4b PU and PD Receiving time delay TD If it attaches, it is a dead zone tM. It can compare and ignore at the convergence time (order for 1 or less ms) demanded also as 100ns (10MHZ) or more than it at the time of the channel change of local oscillation frequency.

[0037] Stopping at the circuit of <u>drawing 2</u> only being shown in an example, it is clear for various circuit deformation to be possible.

Japan Patent Office is not responsible for any damages caused by the us of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

Drawing 11 It is the block diagram of the PLL circuit by this invention.

[Drawing 2] It is the circuit diagram showing an example of the filter circuits 4a and 4b of drawing 1.

[Drawing 3] It is each part operation wave form chart of the circuit of drawing 2.

[Drawing 4] It is the phase-comparison property view of the PLL circuit by this invention.

[Drawing 5] It is the circuit diagram of the phase comparator of the conventional PLL circuit.

Drawing 6] It is each wave form chart of the circuit of drawing 5 of operation.

[Drawing 7] It is each wave form chart of the circuit of drawing 5 of operation.

[Drawing 8] It is the phase-comparison property view of the circuit of drawing 5.

[Description of Notations]

1 Reference Frequency VCO

2 Counting-down Circuit

3 Phase Comparator

4a, 4b Filter circuit

5 Charge Pump

6 Loop Filter

7 VCO

10a. 10b Time constant circuit

11a, 11b Delay circuit

12a, 12b Latch circuit

13a,13b D-FF

14a, 14b OR gate


15a, 15b Transistor


16b Inverter

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DRAWINGS







[Drawing 3]


S2 101 S003 12:14


Winston Hsu 41526
















[Drawing 5]



[Drawing 6]



Minston Hsu 41526 25 Jul 2003 15:15

Received from < 886289237390 > at 7/25/03 3:06:03 AM [Eastern Daylight Time]